Previous: RISC-V-ATTRIBUTE, Up: RISC-V-Dependent [Contents][Index]
The following table lists the custom (vendor-defined) RISC-V extensions supported and provides the location of their publicly-released documentation:
The XTheadBa extension provides instructions for address calculations.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadBb extension provides instructions for basic bit-manipulation
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadBs extension provides single-bit instructions.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadCmo extension provides instructions for cache management.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadCondMov extension provides instructions for conditional moves.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadFMemIdx extension provides floating-point memory operations.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadFmv extension provides access to the upper 32 bits of a doulbe-precision floating point register.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.1.0/xthead-2022-11-07-2.1.0.pdf.
The XTheadInt extension provides access to ISR stack management instructions.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.1.0/xthead-2022-11-07-2.1.0.pdf.
The XTheadMac extension provides multiply-accumulate instructions.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadMemIdx extension provides GPR memory operations.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadMemPair extension provides two-GP-register memory operations.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.
The XTheadSync extension provides instructions for multi-processor synchronization.
It is documented in https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.0.0/xthead-2022-09-05-2.0.0.pdf.